SR-830 DSP Lock-In Amplifier Specifications

SR810 and SR830 Specifications

Signal Channel

Voltage inputs Single-ended or differential Sensitivity

2 nV to 1 V 106 or 108 V/A Current input

Input impedance

Voltage $10 \text{ M}\Omega + 25 \text{ pF, AC or DC coupled}$ Current 1 kΩ to virtual ground ±1 % (±0.2 % typ.) Gain accuracy Noise (typ.) 6 nV/√Hz at 1 kHz

0.13 pA/√Hz at 1 kHz (106 V/A) 0.013 pA/√Hz at 100 Hz (108 V/A) 50/60 Hz and 100/120 Hz (Q = 4) Line filters CMRR 100 dB to 10 kHz, decreasing by

6 dB/oct above 10 kHz Dynamic reserve >100 dB (without prefilters)

Stability <5 ppm/°C

Reference Channel

0.001 Hz to 102.4 kHz Frequency range Reference input TTL or sine (400 mVpp min.) 1 MΩ, 25 pF

Input impedance Phase resolution 0.01° front panel, 0.008° through

computer interfaces Absolute phase error

<0.001° Relative phase error 90° ± 0.001° Orthogonality Phase noise

Synthesized, <0.0001° rms at 1 kHz Internal ref. External ref. 0.005° rms at 1 kHz (100 ms time constant, 12 dB/oct) Phase drift <0.01°/°C below 10 kHz,

<0.1°/°C above 10 kHz Harmonic detection 2F, 3F, ... nF to 102 kHz (n < 19,999) Acquisition time (2 cycles + 5 ms) or 40 ms,

whichever is larger

Demodulator

Stability Digital outputs and display: no drift

Analog outputs: <5 ppm/°C for all dynamic reserve settings

Harmonic rejection −90 dB

Time constants 10 µs to 30 ks (6, 12, 18, 24 dB/oct rolloff). Synchronous filters available below 200 Hz.

Internal Oscillator

1 mHz to 102 kHz Range 25 ppm + 30 μHz Frequency accuracy

Frequency resolution 41/2 digits or 0.1 mHz, whichever

-80 dBc (f <10 kHz), -70 dBc Distortion (f >10 kHz) @ 1 Vrms amplitude

Amplitude 0.004 to 5 Vrms into 10 kQ. (2 mV resolution), 50 Ω output impedance,

50 mA maximum current into 50 Ω Amplitude accuracy

Amplitude stability 50 ppm/°C

Sine, TTL (When using an external Outputs reference, both outputs are phase

locked to the external reference.)

Displays

41/2-digit LED display with Channel 1

40-segment LED bar graph, X, R, X-noise, Aux 1 or Aux 2. The display can also be any of these quantities divided by Aux 1 or Aux 2.

Channel 2 (SR830) 4½-digit LED display with

40-segment LED bar graph. Y, θ, Y-noise, Aux 3 or Aux 4. The display can also be any of these quantities divided by Aux 3 or Aux 4.

Offset X, Y, R can be offset up to ±105 %

of full scale.

X, Y, R can be expanded by 10× Expand

or 100×.

Reference 41/2-digit LED display

Inputs and Outputs

CH1 output X, R, X-noise, Aux 1 or Aux 2, (±10 V), updated at 512 Hz

CH2 output (SR830) Y, θ, Y-noise, Aux 3 or Aux 4. (±10 V), updated at 512 Hz X. Y outputs In-phase and quadrature components

(rear panel) (±10 V), updated at 256 kHz. Aux. A/D inputs 4 BNC inputs, 16-bit, ±10 V, 1 mV resolution, sampled at 512 Hz Aux. D/A outputs 4 BNC outputs, 16-bit, ±10 V,

1 mV resolution

Sine out Internal oscillator analog output TTL out Internal oscillator TTL output The SR810 has an 8k point buffer. Data buffer The SR830 has two 16k point

buffers. Data is recorded at rates to 512 Hz and read through the

computer interfaces. Trigger in (TTL) Trigger synchronizes data recording

Provides power to the optional SR550, SR552 and SR554 preamps Remote preamp

General

IEEE-488.2 and RS-232 interfaces Interfaces

standard. All instrument functions can be controlled and read through IEEE-488.2 or RS-232 interfaces. 40 W, 100/120/220/240 VAC,

Power 50/60 Hz

17" × 5.25" × 19.5" (WHD) Dimensions

23 lbs.

Weight One year parts and labor on defects Warranty

in materials and workmanship

Stanford Research Systems

phone: (408)744-9040 www.thinkSRS.com